会議情報

CODES+ISSS 2026: International Conference on Hardware/Software Codesign and System Synthesis

投稿締切日:
2026-03-23 締切済み
通知日:
2026-07-17
開催日:
2026-10-04
開催地:
Barcelona, Spain
開催回数:
24
会議のウェブサイトを表示するにはログインしてください
無料登録で公式サイトの閲覧、締切のトラッキング、メールリマインダーが利用できます。
新規登録 ログイン
CCF: B   QUALIS: A2   閲覧: 82563   フォロー: 56   参加: 7
このページに誤りがありますか？お知らせください
締切カウントダウンバッジを埋め込む
CODES+ISSS
このデータを API で取得
検索とランキング一覧は資格情報なしで利用できます。このページの詳細データには無料の API キーが必要です。詳しくは開発者向けガイドをご覧ください。

会伴インデックス (CP-I)

72.4 / 100
全 5,776 件中 第 307 位 · 上位 6%

ソフトウェア工学 分野 249 件中 第 40 位

学術的評価 (35%)
92
投稿の選択性 (20%) データなし — 中立の基準値 50 点として算入 —
開催回数 (20%)
87
コミュニティの注目度 (10%)
54
公開情報の充実度 (15%)
50

使用した入力: 収録ランク：CCF B, QUALIS A2 · 確認できる開催回数：24 · 会伴でフォローしている研究者：56 人 · 過去 24 か月にこのページを開いた研究者：6 人

公開情報で不足しているもの: 過去の採択率 (+4.5) · 過去の開催回 (+3.0)
主催者は会議を認証申請したうえで、このページから直接追加できます。スコアは毎晩再計算されます。このスコアを上げるには

信頼度 80% — スコアのうち、中立の基準値ではなく実際に観測されたデータに基づく割合。 このスコアの算出方法 · ランキングを見る · アルゴリズム版 1.2 · 算出日 2026-11-12

これらの機関の研究者がこの会議をフォローしています

Huazhong University of Science and Technology 9
Peking University 4
Shandong University 4
Institute of Information Engineering, Chinese Academy of Sciences 3
University of Science and Technology of China 3

研究者が自身のプロフィールに入力した所属に基づいています。当サイトでは確認していません。

論文募集

CODES+ISSS 2026 (International Conference on Hardware/Software Codesign and System Synthesis) is a CCF B / QUALIS A2 conference held in Barcelona, Spain on 2026-10-04. The paper submission deadline is 2026-03-23. Acceptance notifications are sent on 2026-07-17.

The IEEE/ACM International Conference on Codesign of Embedded Systems (CODES) is the premier conference in system-level design, hardware/software co-design, modeling, analysis, and implementation of modern embedded systems, cyber-physical systems, and internet-of-things, from system-level specification and optimization to synthesis of system-on-chip hardware/software implementations. CODES is part of Embedded Systems Week (ESWEEK), the premier event covering all aspects of hardware and software design for smart, intelligent, and connected computing systems. Journal-Integrated Publication Model: All full papers accepted in EMSOFT’25 will be published in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). All late-breaking papers accepted in one of the three conferences will be published in IEEE Embedded Systems Letters (ESL). See details at http://esweek.org/author-information In-Person Presentation Requirement: An accepted paper will be removed from the journal (TCAD or ESL) and the technical program unless both of the following conditions are satisfied: (1) One author of the accepted paper must register at the full conference (author registration) rate, and (2) An author of the accepted paper must present (in-person) the paper in the conference. See details at http://esweek.org/author-information Topics of Interests Track 1) System-level design – Specification, modelling, refinement, synthesis, and partitioning of embedded systems, hardware-software co-design, hybrid system modeling and design, model-based design, design for adaptivity and reconfigurability. Track 2) Application-specific design – Analysis, design, and optimization techniques for multimedia, medical, automotive, transportation, cyber-physical, aerospace, IoT, space computing and other application domains. Track 3) System architecture – Heterogeneous systems, many-cores, and distributed systems, architecture and micro-architecture design, exploration and optimizations of application-specific processors and accelerators, reconfigurable, self-programmable, and self-adaptive architectures, storage, memory systems, networks-on-chip, and networks-of-networks. Track 4) Simulation, validation, and verification – Hardware/software co-simulation, verification and validation methodologies, formal verification, hardware accelerated simulation, simulation and verification languages, models, and benchmarks. Track 5) Embedded software – Language and library support, compilers, runtimes, parallelization, software verification, memory management, virtual machines, operating systems, real-time support, middleware. Track 6) Safety, security, and reliability – Cross-layer reliability, resiliency and fault tolerance, test methodology, design for security, reliability, and testability, hardware security, security for embedded, CPS, and IoT devices. Track 7) Power-aware systems – Power-aware, thermal-aware and energy-aware system design and methodologies, ranging from low-power embedded and cyber-physical systems, IoT devices, to energy-efficient large-scale systems such as cloud datacenters, federated systems, green computing, and smart grids. Track 8) Embedded artificial intelligence – Hardware and software design, implementation, and optimization for machine learning that are specially designed for resource- and power-constrained embedded, CPS, and IoT devices. Track 9) Industrial practices and case studies – Practical impact on current and/or future industries, application of state-of-the-art methodologies and tools in wireless, networking, multimedia, automotive, cyber-physical, IoT, aerospace, space computing, federated systems, etc.
最終更新：Dou Sun（）

ベストペーパー

年ベストペーパー
2019Transaction level modeling: an overview
2019Achieving Lossless Accuracy with Lossy Programming for Efficient Neural-Network Training on NVM-Based Systems
2018XNOR Neural Engine: a Hardware Accelerator IP for 21.6 fJ/op Binary Neural Network Inference
2017Flexible PV-cell modeling for energy harvesting in wearable IoT applications
2016A Design to Reduce Write Amplification in Object-based NAND Flash Devices
2015R2Cache: Reliability-Aware Reconfigurable Last-Level Cache Architecture for Multi-Cores
2014TSP: Thermal Safe Power - Efficient power budgeting for Many-Core Systems in Dark Silicon
2013Improving Polyhedral Code Generation for High-Level Synthesis
2012A Traffic-Aware Adaptive Routing Algorithm on a Highly Reconfigurable Network-on-Chip Architecture
2011Reliable Software for Unreliable Hardware: Embedded Code Generation aiming at Reliability
2010Worst-case Performance Analysis of Synchronous Dataflow Scenarios
2009A standby-sparing technique with low energy-overhead for fault-tolerant hard real-time systems
2008Hardware/Software Partitioning of Floating Point Software Applications to Fixed-Point Coprocessor Circuits
2007Dynamic security domain scaling on symmetric multiprocessors for future high-end embedded systems
2006Architectural support for safe software execution on embedded processors
2005A unified approach to constrained mapping and routing on network-on-chip architectures
2004Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management
2003An efficient retargetable framework for instruction-set simulation

関連会議

関連ジャーナル

CCF正式名称インパクトファクター出版社ISSN
BDesigns, Codes and Cryptography1.2Springer0925-1022
BSoftware & Systems Modeling3.2Springer1619-1366
BPattern Recognition9.1Elsevier0031-3203
BIEEE Transactions on Neural Networks and Learning Systems8.9IEEE1045-9227
BInformation Sciences6.0Elsevier0020-0255
BComputer Networks4.7Elsevier1389-1286
BComputers & Security5.4Elsevier0167-4048
BIEEE Transactions on Intelligent Transportation Systems8.4IEEE1524-9050
BJournal of Systems and Software3.8Elsevier0164-1212
BInformation Processing & Management6.9Elsevier0306-4573

コメント 0

まだコメントはありません。

コメントするにはログインしてください