Conference Information

CASES 2026: International Conference on Compilers, Architectures, and Synthesis for Embedded Systemsing

Please Login to view website of conference
Free account: view official websites, track deadlines, and get email reminders.
Register Login
Embed deadline badge
CASES
Get this via API
Search and ranking lists need no credentials at all; full detail for this page needs a free API key. See the developer guide.
Submission Date:
2026-03-23
Notification Date:
2026-07-17
Conference Date:
2026-10-04
Location:
Barcelona, Spain
Years:
21
CCF: C   QUALIS: A2   Viewed: 77479   Tracked: 44   Attend: 6

Conference Partner Index (CP-I)

71.5 / 100
Ranked #309 of 5,682 conferences · Top 6%

#41 of 247 in Software Engineering #57 of 341 in Systems & Architecture

Academic recognition (35%)
92
Submission selectivity (20%) No data - scored at the neutral baseline of 50 —
Editions held (20%)
83
Community attention (10%)
51
Public record completeness (15%)
50

Inputs used: Listed as CCF C, QUALIS A2 · Editions on record: 21 · Researchers following it here: 44 · Researchers who opened this page in the past 24 months: 6

Missing from the public record: Historical acceptance rates (+4.5) · Past editions (+3.0)
Organizers can add these from this page after claiming the conference; scores are recomputed nightly. How to raise this score

Confidence 80% - the share of the score backed by observed data rather than the neutral baseline. How this score is calculated · Browse the ranking · Algorithm version 1.1 · Computed 2026-09-16

Call For Papers

CASES 2026 (International Conference on Compilers, Architectures, and Synthesis for Embedded Systemsing) is a CCF C / QUALIS A2 conference held in Barcelona, Spain on 2026-10-04. The paper submission deadline is 2026-03-23. Acceptance notifications are sent on 2026-07-17.

CASES is a premier forum, where researchers, developers, and practitioners exchange information on the latest advances in design, optimization, validation, and applications of embedded systems, Internet of Things (IoT), and the emergent trend of integrating Artificial Intelligence into IoT (AIoT). The conference has a long tradition of showcasing cutting-edge research in these broad areas, covering topics including, but not limited to, hardware-software co-design and co-validation, edge AI, embedded architecture, compilers for heterogeneous systems, memory/storage technology, security/reliability, energy-efficiency of embedded systems, and domain-specific hardware accelerators. CASES 2026 solicits the submission of original research articles for full-length research papers that will be published in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). CASES solicits submissions on the following topics divided into five technical tracks. Page length and formatting details are available on the author information page. Topics of Interests Track 1: AI Systems and Applications of AI at Edge Artificial Intelligence of Things (IoT), Edge intelligence, Architectures, accelerators, and compilers for artificial intelligence hardware; Applications of machine learning algorithms and techniques to embedded systems, IoT, and Cyber-Physical Systems (CPS); Neuromorphic and cognitive computing, analytics for embedded applications; and validation techniques for AI components. Track 2: Embedded Systems and IoT/CPS Security, Safety, Reliability, and Energy-Efficiency Secure architectures, hardware security, software security for embedded systems, IoT, and CPS; Architecture, design, and compiler techniques for energy efficiency, reliability, and aging; Modeling, analysis, and optimization for timing and predictability; Validation, verification, testing, and debugging of embedded software. Track 3: Memory and Storage Memory system architecture; Persistent memory, Emerging memory technologies (e.g., ReRAM, MRAM, FeRAM, DNA); Caches, scratchpad memory, and compiler-controlled memory; Reconfigurable memory; Processing-in-memory; and storage systems. Track 4: Accelerators, Emerging Technologies, and Applications Synthesis, optimization, and design-space exploration of high-performance, low-power accelerators; Domain-specific accelerators; Compilers for accelerators; Biologically-inspired computing; Heterogeneous and domain-specific multi-core SoC; Approximate computing; Flexible, stretchable, and flexible hybrid electronics (FHE); Augmented/virtual reality. Track 5: Architectures, Compilers, System-level Design Embedded and mobile processor micro-architecture, Multi- and many-core processors, GPU architectures, Reconfigurable computing including FPGAs and CGRAs for embedded systems and IoT/CPS, Application-Specific processor design, 3D-stacked architectures; Networks-on-Chip (NoC) architectures; on-chip communication; I/O management in embedded systems; and compiler support for CPU, GPU, reconfigurable computing, compilation for memory, storage, and on-chip communications.
Last updated by Dou Sun on

Best Papers

Related Conferences

Related Journals

CCFFull NameImpact FactorPublisherISSN
Design Automation for Embedded Systems0.9Springer0929-5585
CKnowledge-Based Systems7.2Elsevier0950-7051
CFuture Generation Computer Systems5.9Elsevier0167-739X
CNeurocomputing6.5Elsevier0925-2312
CPattern Recognition Letters3.9Elsevier0167-8655
CIEEE Transactions on Industrial Informatics11.7IEEE1551-3203
CIEEE Internet of Things Journal8.9IEEE2327-4662
CEngineering Applications of Artificial Intelligence9.0Elsevier0952-1976
CExpert Systems with Applications7.5Elsevier0957-4174
CIEEE Transactions on Big Data5.7IEEE2332-7790

Comments 0

No comments yet.

Please Login to post a comment