Who publishes IEEE Micro?

IEEE Micro is published by IEEE.

What is the ISSN of IEEE Micro?

The ISSN of IEEE Micro is 0272-1732.

What is the impact factor of IEEE Micro?

The reported impact factor of IEEE Micro is 2.9. Impact factor values are reproduced from publishers and may lag the latest JCR release.

Información de la Revista

IEEE Micro

Por favor Iniciar para ver el sitio web de la revista

Factor de Impacto:

2.9

Editor:

IEEE

ISSN:

0272-1732

Vistas:

31652

Seguidores:

12

Solicitud de Artículos

IEEE Micro is an academic journal published by IEEE. (ISSN 0272-1732, impact factor 2.9).

About IEEE Micro

IEEE Micro, a bimonthly publication of the IEEE Computer Society, reaches an international audience of microcomputer and microprocessor designers, system integrators, and users. Readers want to increase their technical knowledge and learn the latest industry trends.

Scope

IEEE Micro addresses users and designers of microprocessors and microprocessor systems, including managers, engineers, consultants, educators, and students involved with computers and peripherals, components and subassemblies, communications, instrumentation and control equipment, and guidance systems. Contributions should relate to the design, performance, or application of microprocessors and microcomputers. Tutorials, review papers, and discussions are also welcome. Sample topic areas include architecture, communications, data acquisition, control, hardware and software design/implementation, algorithms (including program listings), digital signal processing, microprocessor support hardware, operating systems, computer aided design, languages, application software, and development systems.

Última Actualización Por Dou Sun en 2026-01-08

Special Issues

Special Issue on GenAI in the Age of Chiplets
Día de Entrega: 2026-08-02

Artificial Intelligence (AI) and Machine Learning (ML) have rapidly become foundational technologies driving innovation across science, industry, and society. Most recently, generative AI (including large language models, diffusion models, multimodal foundation models, and agentic systems enabled by generative models) has reshaped expectations for automation, creativity, and productivity. At the same time, the unprecedented scale, data movement, and energy demands of these models are straining traditional monolithic hardware designs and motivating a fundamental rethinking of system architectures.

Chiplet-based design has emerged as a compelling response to these challenges. By enabling 2.5D/3D heterogeneous integration, fine-grained technology scaling, and flexible composition of compute, memory, interconnect, and accelerators, chiplets offer a promising path toward scalable, cost-effective, and energy-efficient systems for generative AI. However, fully realizing this potential requires coordinated advances across the hardware–software stack, spanning architecture, packaging, interconnects, compilers, system software, and design methodologies.

This IEEE Micro Special Issue aims to bring together industrial practitioners and academic researchers to present visionary ideas, practical insights, and real-world experiences at the intersection of generative AI and chiplet-based systems. The issue will highlight key challenges, emerging solutions, and future directions for designing, building, and deploying GenAI platforms in the age of chiplets. We invite original contributions covering system-level, architectural, and microarchitectural aspects of generative AI platforms enabled by chiplets. Topics of interest include, but are not limited to:

    Chiplet Architectures for GenAI: 2.5D/3D chiplet architectures; wafer-scale systems; advanced packaging; heterogeneous and optical integration techniques for scalable GenAI.
    Interconnects and Memory Systems: High-bandwidth, low-latency interconnects; chiplet-to-chiplet and die-to-die communication; memory hierarchies and disaggregated memory for large model training and inference.
    Accelerators and Microarchitecture: Domain-specific accelerators and microarchitectural support for LLMs, multimodal models, training, fine-tuning, and inference.
    Hardware–Software Co-Design: Co-optimization of models, algorithms, hardware, and packaging; cross-layer design strategies for GenAI workloads; end-to-end full-stack AI solutions.
    Programming Models, Compilers, and Systems Software: Software stacks, compilers, runtime systems, and orchestration for large-scale deployment of generative AI on chiplet-based platforms.
    Reliability, Security, and Safety: Fault tolerance, reliability, and yield in chiplet systems; security, privacy, and robustness against adversarial threats in GenAI architectures.
    Energy Efficiency and Sustainability: Power- and energy-efficient architectures; thermal management; sustainability considerations for data center and mobile GenAI systems.
    AI for System Design: AI/ML techniques for fast system modeling, architecture exploration, design automation, and optimization of chiplet-based systems.
    Deployment Experiences and Case Studies: Lessons learned from commercially deployed GenAI systems, production chiplet platforms, and real-world workloads.

https://www.computer.org/digital-library/magazines/mi/cfp-gen-ai-age-chiplets

Última Actualización Por Dou Sun en 2026-04-25

Los Mejores Artículos

Año	Los Mejores Artículos
2024	A Latency Processing Unit: A Latency-Optimized and Highly Scalable Processor for Large Language Model Inference
2018	Loihi: A Neuromorphic Manycore Processor with On-Chip Learning

Revistas Relacionadas

Nombre Completo	Factor de Impacto	Editor	ISSN
IEEE Computer	2.3	IEEE	0018-9162
IEEE Software	3.3	IEEE	0740-7459
IEEE Intelligent Systems	6.1	IEEE	1541-1672
IEEE Network	6.3	IEEE	0890-8044
IEEE MultiMedia	3.3	IEEE	1070-986X
IEEE Wireless Communications	11.5	IEEE	1536-1284
IEEE Security & Privacy	3.0	IEEE	1540-7993
IEEE Computer Graphics and Applications	1.4	IEEE	0272-1716
IEEE Transactions on Control Systems Technology	3.9	IEEE	1063-6536
IEEE Transactions on Power Systems	7.2	IEEE	0885-8950

Conferencias Relacionadas

CCF	CORE	QUALIS	Abreviación	Nombre Completo	Entrega	Notificación	Conferencia
a	a	a1	MICRO	International Symposium on Microarchitecture	2026-03-31	2026-07-07	2026-10-31
			IEEE S&B	IEEE Security & Privacy on the Blockchain Workshop	2021-05-21	2021-06-15	2021-09-07
			DTS	IEEE international conference on Design & Test of integrated micro & nano-Systems	2019-02-04	2019-03-12	2019-04-28
			MEMS	International Conference on Micro Electro Mechanical Systems	2024-09-05	2024-10-21	2025-01-19
c	b	b2	IEEE CLOUD	IEEE International Conference on Cloud Computing	2023-03-25	2023-05-08	2023-07-02
			NESMT	International Conference on New Energy Engineering, Energy Storage and Micro-Grid Technology	2026-05-29	2026-06-03	2026-06-05
			IEEE-NANO	IEEE International Conference on Nanotechnology	2026-03-01	2026-04-10	2026-07-05
			IEEE BigData	IEEE International Conference on Big Data	2026-08-21	2026-10-24	2026-12-14
			IEEE ICAS	IEEE International Conference on Autonomous Systems	2021-03-03	2021-05-21	2021-08-11
			IEEE SSE	IEEE International Conference on Software Services Engineering	2026-03-08	2026-05-10	2026-07-13