Conference Information
HiPEAC 2018 : International Conference on High Performance and Embedded Architectures and Compilers
https://www.hipeac.net/2018/manchester/
Submission Date:
2017-06-01
Notification Date:
2017-11-15
Conference Date:
2018-01-22
Location:
Manchester, UK
Years:
13
CCF: b   QUALIS: b2   Viewed: 7157   Tracked: 22   Attend: 0

Conference Location
Advertisment
Call For Papers
HiPEAC has been pioneering the journal-first publication model. Journal-first means that the manuscript selection process for the conference is outsourced to a journal (ACM TACO). Manuscripts can be submitted to the journal at any time throughout the year as regular journal submissions. For all manuscripts submitted before June 1, 2017, ACM TACO guarantees that the final decision (including two rounds of revision) will be communicated before November 15.

All authors of original work papers accepted in the journal between November 15, 2016 and November 15, 2017 will get an invitation to present their work during the paper track of the HiPEAC conference. There are no conference proceedings published.

Topics of interest include, but are not limited to:

    Processor, memory, and storage systems architecture
    Parallel, multi-core and heterogeneous systems
    Interconnection networks
    Architectural support for programming productivity
    Power, performance and implementation efficient designs
    Reliability and real-time support in processors, compilers and run-time systems
    Application-specific processors, accelerators and reconfigurable processors
    Architecture and programming environments for GPU-based computing
    Simulation and methodology
    Architectural and run-time support for programming languages
    Programming models, frameworks and environments for exploiting parallelism
    Compiler techniques
    Feedback-directed optimization
    Program characterization and analysis techniques
    Dynamic compilation, adaptive execution, and continuous profiling/optimization
    Binary translation/optimization
    Code size/memory footprint optimizations
Last updated by Dou Sun in 2017-04-16
Related Publications
Advertisment
Related Conferences
CCFCOREQUALISShortFull NameSubmissionNotificationConference
cba2ICCInternational Conference on Communications2017-10-29 2018-05-20
ISTCInternational Symposium on Turbo Codes & Iterative Information Processing2012-04-062012-05-092012-08-27
CHI PLAYThe Annual Symposium on Computer-Human Interaction in Play2015-04-082015-05-252015-10-05
bb1SEFMInternational Conference on Software Engineering and Formal Methods2018-02-232018-04-092018-06-27
b5ICGECInternational Conference on Genetic and Evolutionary Computing2015-05-152015-06-082015-08-26
ba2FPGAInternational Symposium on Field-Programmable Gate Arrays2017-09-172017-11-152018-02-25
ICRCICNIEEE International Conference on Research in Computational Intelligence and Communication Networks2017-09-152017-10-072017-11-03
caa2FCCMInternational Symposium on Field-Programmable Custom Computing Machines2018-01-122018-03-052018-04-29
aa*a1RTSSIEEE Real-Time Systems Symposium2016-05-042016-07-152016-12-01
ISSCIInternational Symposia on Surfaces, Coatings and Interfaces2018-01-012018-01-012018-01-26
Recommendation