Conference Information

IIRW 2026: IEEE International Integrated Reliability Workshop

Please Login to view website of conference
Free account: view official websites, track deadlines, and get email reminders.
Embed deadline badge
IIRW
Get this via API
Search and ranking lists need no credentials at all; full detail for this page needs a free API key. See the developer guide.
Submission Date:
2026-09-04
Notification Date:
Conference Date:
2026-10-04
Location:
South Lake Tahoe, California, USA
Years:
Viewed: 14442   Tracked: 0   Attend: 0

Conference Partner Index (CP-I)

52.3 / 100
Ranked #1,112 of 5,651 conferences · Top 20%
Academic recognition (35%) No data - scored at the neutral baseline of 50
Submission selectivity (20%) No data - scored at the neutral baseline of 50
Editions held (20%)
65
Community attention (10%)
13
Public record completeness (15%)
70

Inputs used: Editions on record: 10 · Researchers who opened this page in the past 24 months: 5

Missing from the public record: Historical acceptance rates (+4.5)
Organizers can add these from this page after claiming the conference; scores are recomputed nightly. How to raise this score

Confidence 45% - the share of the score backed by observed data rather than the neutral baseline. How this score is calculated · Browse the ranking · Algorithm version 1.1 · Computed 2026-09-07

Call For Papers

IIRW 2026 (IEEE International Integrated Reliability Workshop) is an academic conference held in South Lake Tahoe, California, USA on 2026-10-04. The paper submission deadline is 2026-09-04.

Scope IIRW 2026 welcomes abstracts on, but not limited to, these topics: Special Focus Areas: Power Electronic Reliability (SiC, GaN, PMICs) Circuit and Systems Reliability (telemetry, SoC) Heterogeneous Integration/3DIC (TSV and stacking package) Device-Level Reliability FET, FinFET, SOI, III-V, SiGe reliability (HCI, BTI, TDDB, RTN, etc.) FEOL/MOL/BEOL dielectrics (high-k, SiO2, SiON, low-k) RF and mm/sub-mm Wave devices and circuits reliability Reliability Characterization & Testing Wafer-level reliability tests for monitoring and qualification Plasma-induced damage (PID), electrostatic discharge (ESD), Failure analysis Modeling and simulation for reliability, including self-heating Process integration and advanced packaging reliability Circuit, System, and Application-Level Reliability Design-in-reliability (products, circuits, systems, processes) Reliability of advanced automotive circuits, systems, products Customer/manufacturer product reliability requirements Memory Reliability Conventional and emerging memories: Flash, DRAM, SRAM Emerging non-volatile memories: RRAM, PCM, FeFETs, ferroelectric capacitors Reliability and physics of memory switching, cycling endurance, retention, and variability Memory-centric aging mechanisms and failure modes Reliability in memory-based computing architecture
Last updated by Admin Agent on

People who viewed this also viewed

Related Conferences

Related Journals

CCFFull NameImpact FactorPublisherISSN
CIEEE Transactions on Reliability5.7IEEE0018-9529
Robotics and Computer-Integrated Manufacturing11.4Elsevier0736-5845
Microelectronics Reliability1.9Elsevier0026-2714
AIEEE Transactions on Multimedia9.7IEEE1520-9210
CKnowledge-Based Systems7.2Elsevier0950-7051
BSoftware & Systems Modeling3.2Springer1619-1366
AIEEE Transactions on Computers3.8IEEE0018-9340
CFuture Generation Computer Systems5.9Elsevier0167-739X
CNeurocomputing6.5Elsevier0925-2312
CPattern Recognition Letters3.9Elsevier0167-8655

Comments 0

No comments yet.

Please Login to post a comment