Información de la conferencia

PATMOS 2020: International Conference on Power and Timing Optimization and Simulatio

Por favor Iniciar sesión para ver el sitio web de la conferencia
Cuenta gratuita: consulta los sitios oficiales, sigue las fechas límite y recibe recordatorios por correo.
Iniciar sesión Registrarse
Insertar insignia de cuenta atrás
PATMOS
Día de Entrega:
2020-04-15
Fecha de Notificación:
2020-04-22
Fecha de conferencia:
2020-07-13
Ubicación:
Naples, Italy
Ediciones:
30
Vistas: 12257   Seguidores: 0   Asistentes: 0

Solicitud de Artículos

PATMOS 2020 (International Conference on Power and Timing Optimization and Simulatio) is an academic conference held in Naples, Italy on 2020-07-13. The paper submission deadline is 2020-04-15. Acceptance notifications are sent on 2020-04-22.

For almost 30 years, PATMOS has been one of the first conferences with a focus on low power. Starting in 2018, PATMOS will be collocated with two other conferences in closely related topics. Together, the well-established IOLTS and PATMOS as well as the upcoming IVSW, are forming the FEDfRo, the federative event on Design for Robustness. Registering to PATMOS will also allow visiting events from the other conference tracks. Thus, PATMOS will develop into a larger, better, full-grown three days event with more attractive shared keynotes and a larger common social program, connecting a larger community. PATMOS will not change at all, except for the conference time scheme. Topics of Interest Papers are solicited on, but not limited to, the following topics: Timing and Performance Methodologies and tools for the analysis, design and verification of timing and performance properties of integrated circuits and systems at all levels of abstraction Design for yield, design for manufacturability Simulation tools Designs and architectures for asynchronous circuits and systems Coupling effects: analysis, modelling, simulation & experimentation Low Power and Thermal-aware Design Power/Thermal-aware architectures Power and performance optimization of multi-core systems Design techniques for thermal-aware and low power circuits and systems Methods for power and thermal estimation and optimization Power/thermal-aware synthesis and floorplanning Energy-harvesting Low Power Systems: wireless sensor networks, mobile computing, IoT Compilers, operating systems and runtime systems Power efficiency through parallelizing compilers or parallel programming Methods for programming novel multi-core architectures Real-time system compilers, operating systems and run-time systems FPGAs and GPU-based accelerators Novel architectures for FPGAs and GPU-based accelarators High-Level abstractions and CAD tools Neuro-Inspired accelerators Customized processor instruction sets Optimization techniques for dynamically reconfigurable systems Case studies and challenges High Performance Computing (HPC) and Data Centers Supercomputing: compilers, operating systems, run time systems Hardware-software interaction for low power and high-performance Modeling and analysis of energy costs for HPC systems and infrastructures Power analysis for data centers, supercomputers, communication networks Power-efficient I/O interfaces and NoC design Case studies: test cases, or design study challenges on data stations or supercomputers Application-specific power efficiency by algorithmic and analytic efforts Application of Computational Intelligence to implement high-performance systems (Neural Networks, Support Vector Machines, Self-Organizing Maps, Neuromorphic systems) Banking, financial modelling and financial database acceleration Social networks, games, entertainment, ambient intelligence, ubiquitous and wearable computing Bioinformatics, bio-inspired, medical, and genetics systems and life sciences Physics and astronomy, weather prediction, oil and gas exploration. Security systems, cryptography, object recognition and tracking, global navigation satellite systems Audio/video, imaging, smart cameras, PDAs, smart image sensors, Reconfigurable Video Coding (RVC), etc. Aerospace, avionics, automotive and railway, and many other application areas Design for aging Aging effects and their impact on circuits Aging-aware models Aging-aware timing and power analysis Circuit aging prediction Aging-aware design
Última actualización por Dou Sun el

Conferencias Relacionadas

CCFICOREAbreviaciónNombre CompletoEntregaNotificaciónFecha de conferencia
AA*SIGIRInternational Conference on Research and Development in Information Retrieval2026-01-152026-04-022026-07-20
AA*AAAIAAAI Conference on Artificial Intelligence2026-07-212026-11-302027-02-16
AA*CVPRIEEE Conference on Computer Vision and Pattern Recognition2025-11-062026-02-202026-06-03
BA*ICRAInternational Conference on Robotics and Automation2027-05-24
BA*IJCAIInternational Joint Conference on Artificial Intelligence2026-01-312026-08-15
AA*STOCACM Symposium on Theory of Computing2025-11-042026-02-012026-06-22
CICCInternational Conference on Communications2026-10-022027-01-152027-05-30
CBIJCNNInternational Joint Conference on Neural Networks2025-01-152025-03-312025-06-30
BICASSPInternational Conference on Acoustics, Speech and Signal Processing2026-09-162027-01-132027-05-16
BA*PODSACM SIGMOD Conference on Principles of DB Systems2026-12-032027-03-012027-06-13

Revistas Relacionadas

CCFNombre CompletoFactor de ImpactoEditorISSN
AIEEE Transactions on Multimedia9.7IEEE1520-9210
CKnowledge-Based Systems7.2Elsevier0950-7051
BSoftware & Systems Modeling3.2Springer1619-1366
AIEEE Transactions on Computers3.8IEEE0018-9340
CFuture Generation Computer Systems6.1Elsevier0167-739X
CNeurocomputing6.5Elsevier0925-2312
CPattern Recognition Letters3.9Elsevier0167-8655
BPattern Recognition7.6Elsevier0031-3203
IEEE Access3.6IEEE2169-3536
AIEEE Transactions on Dependable and Secure Computing7.5IEEE1545-5971

Comentarios 0

Aún no hay comentarios.

Por favor Iniciar sesión para publicar un comentario