Conference Information

PATMOS 2020: International Conference on Power and Timing Optimization and Simulatio

Please Login to view website of conference
Free account: view official websites, track deadlines, and get email reminders.
Register Login
Submission Date:
2020-04-15
Notification Date:
2020-04-22
Conference Date:
2020-07-13
Location:
Naples, Italy
Years:
30
Viewed: 12906   Tracked: 0   Attend: 0
Something wrong with this page? Tell us
Embed deadline badge
PATMOS
Get this via API
Search and ranking lists need no credentials at all; full detail for this page needs a free API key. See the developer guide.

Conference Partner Index (CP-I)

50.6 / 100
Ranked #1,485 of 5,693 conferences · Top 27%
Academic recognition (35%) No data - scored at the neutral baseline of 50 —
Submission selectivity (20%) No data - scored at the neutral baseline of 50 —
Editions held (20%)
92
Community attention (10%)
8
Public record completeness (15%)
25

Inputs used: Editions on record: 30 · Researchers who opened this page in the past 24 months: 2

Missing from the public record: Historical acceptance rates (+4.5) · Past editions (+3.0) · Best-paper records (+2.3)
Organizers can add these from this page after claiming the conference; scores are recomputed nightly. How to raise this score

Confidence 45% - the share of the score backed by observed data rather than the neutral baseline. How this score is calculated · Browse the ranking · Algorithm version 1.1 · Computed 2026-10-06

Call For Papers

PATMOS 2020 (International Conference on Power and Timing Optimization and Simulatio) is an academic conference held in Naples, Italy on 2020-07-13. The paper submission deadline is 2020-04-15. Acceptance notifications are sent on 2020-04-22.

For almost 30 years, PATMOS has been one of the first conferences with a focus on low power. Starting in 2018, PATMOS will be collocated with two other conferences in closely related topics. Together, the well-established IOLTS and PATMOS as well as the upcoming IVSW, are forming the FEDfRo, the federative event on Design for Robustness. Registering to PATMOS will also allow visiting events from the other conference tracks. Thus, PATMOS will develop into a larger, better, full-grown three days event with more attractive shared keynotes and a larger common social program, connecting a larger community. PATMOS will not change at all, except for the conference time scheme. Topics of Interest Papers are solicited on, but not limited to, the following topics: Timing and Performance Methodologies and tools for the analysis, design and verification of timing and performance properties of integrated circuits and systems at all levels of abstraction Design for yield, design for manufacturability Simulation tools Designs and architectures for asynchronous circuits and systems Coupling effects: analysis, modelling, simulation & experimentation Low Power and Thermal-aware Design Power/Thermal-aware architectures Power and performance optimization of multi-core systems Design techniques for thermal-aware and low power circuits and systems Methods for power and thermal estimation and optimization Power/thermal-aware synthesis and floorplanning Energy-harvesting Low Power Systems: wireless sensor networks, mobile computing, IoT Compilers, operating systems and runtime systems Power efficiency through parallelizing compilers or parallel programming Methods for programming novel multi-core architectures Real-time system compilers, operating systems and run-time systems FPGAs and GPU-based accelerators Novel architectures for FPGAs and GPU-based accelarators High-Level abstractions and CAD tools Neuro-Inspired accelerators Customized processor instruction sets Optimization techniques for dynamically reconfigurable systems Case studies and challenges High Performance Computing (HPC) and Data Centers Supercomputing: compilers, operating systems, run time systems Hardware-software interaction for low power and high-performance Modeling and analysis of energy costs for HPC systems and infrastructures Power analysis for data centers, supercomputers, communication networks Power-efficient I/O interfaces and NoC design Case studies: test cases, or design study challenges on data stations or supercomputers Application-specific power efficiency by algorithmic and analytic efforts Application of Computational Intelligence to implement high-performance systems (Neural Networks, Support Vector Machines, Self-Organizing Maps, Neuromorphic systems) Banking, financial modelling and financial database acceleration Social networks, games, entertainment, ambient intelligence, ubiquitous and wearable computing Bioinformatics, bio-inspired, medical, and genetics systems and life sciences Physics and astronomy, weather prediction, oil and gas exploration. Security systems, cryptography, object recognition and tracking, global navigation satellite systems Audio/video, imaging, smart cameras, PDAs, smart image sensors, Reconfigurable Video Coding (RVC), etc. Aerospace, avionics, automotive and railway, and many other application areas Design for aging Aging effects and their impact on circuits Aging-aware models Aging-aware timing and power analysis Circuit aging prediction Aging-aware design
Last updated by Dou Sun on

Related Conferences

Related Journals

CCFFull NameImpact FactorPublisherISSN
AIEEE Transactions on Multimedia9.7IEEE1520-9210
CKnowledge-Based Systems7.2Elsevier0950-7051
BSoftware & Systems Modeling3.2Springer1619-1366
AIEEE Transactions on Computers3.8IEEE0018-9340
CFuture Generation Computer Systems5.9Elsevier0167-739X
CNeurocomputing6.5Elsevier0925-2312
CPattern Recognition Letters3.9Elsevier0167-8655
BPattern Recognition7.6Elsevier0031-3203
IEEE Access3.6IEEE2169-3536
AIEEE Transactions on Dependable and Secure Computing7.5IEEE1545-5971

Comments 0

No comments yet.

Please Login to post a comment