Información de la conferencia

DFT 2025: International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems

Por favor Iniciar sesión para ver el sitio web de la conferencia
Cuenta gratuita: consulta los sitios oficiales, sigue las fechas límite y recibe recordatorios por correo.
Registrarse Iniciar sesión
Insertar insignia de cuenta atrás
DFT
Obtener estos datos por API
Las búsquedas y las listas de rankings no necesitan credenciales; el detalle completo de esta página requiere una clave de API gratuita. Consulta la guía para desarrolladores.
Día de Entrega:
2025-04-27
Fecha de Notificación:
2025-07-08
Fecha de conferencia:
2025-10-21
Ubicación:
Barcelona, Spain
Ediciones:
38
QUALIS: B1   Vistas: 21033   Seguidores: 2   Asistentes: 1

Índice Conference Partner (CP-I)

64,2 / 100
Puesto n.º 453 de 5.647 congresos · 9% superior

N.º 1 de 261 en Materiales, mecánica y fabricación N.º 78 de 340 en Sistemas y arquitectura

Reconocimiento académico (35%)
78
Selectividad en la revisión (20%) Sin datos: se puntúa con la línea base neutra de 50 —
Ediciones celebradas (20%)
99
Atención de la comunidad (10%)
19
Integridad del registro público (15%)
35

Datos utilizados: Categorías: QUALIS B1 · Ediciones documentadas: 38 · Investigadores que lo siguen aquí: 2 · Investigadores que abrieron esta página en los últimos 24 meses: 2

Falta en el registro público: Tasas de aceptación históricas (+4,5) · Ediciones anteriores (+3,0) · Premios al mejor artículo (+2,3)
Los organizadores pueden añadirlo desde esta página tras reclamar el congreso; las puntuaciones se recalculan cada noche. Cómo subir esta puntuación

Confianza 80 %: la parte de la puntuación respaldada por datos observados y no por la línea base neutra. Cómo se calcula esta puntuación · Ver la clasificación · Versión del algoritmo 1.1 · Calculado el 2026-09-03

Solicitud de Artículos

DFT 2025 (International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems) is a QUALIS B1 conference held in Barcelona, Spain on 2025-10-21. The paper submission deadline is 2025-04-27. Acceptance notifications are sent on 2025-07-08.

DFT is an annual Symposium providing an open forum for presentations in the field of defect and fault tolerance in VLSI and nanotechnology systems inclusive of emerging technologies, RISC-V architectures and AI-based solutions. One of the unique features of this symposium is to combine new academic research with state-of-the-art industrial data, necessary ingredients for significant advances in this field. All aspects of design, manufacturing, test, reliability, availability, and security that are affected by defects during manufacturing and by faults during system operation are of interest. Topics include (but are not limited to) the following: 1. Yield Analysis and Modeling Advanced yield models, defect/fault analysis, statistical modeling, and critical area analysis. 2. Testing Techniques Innovative testing methodologies for digital, analog, and mixed signal circuits, including built-in self-test, delay fault testing, online test and 2.5D/3D circuits. 3. Design For Testability DFT for modern ICs, including FPGAs, SoCs, NoCs, GPUs, ASICs, low-power designs, and RISC-V designs. 4. Error Detection, Correction, and Recovery Robust error handling strategies, including error-control coding, fault masking, and recovery schemes, using hardware/software techniques and architectural approaches. 5. Dependability Analysis and Validation Rigorous evaluation of system dependability, employing fault injection, cross-layer reliability analysis, and AI/ML-based methods. 6. Repair, Restructuring and Reconfiguration Dynamic adaptation techniques for fault tolerance and resilience, including self-healing reconfigurable circuits, and on-line repair. 7. Defect and Fault Tolerance Design of reliable systems in the presence of defects and faults, design space exploration for dependable systems, in critical applications and addressing transient/soft faults. 8. Aging and Radiation effects Radiation effects, radiation-induced errors in nano-technologies, modeling radiation environments, development of novel radiation test and simulation techniques and developing radiation hardened designs. 9. Aging and Lifetime Reliability Understanding aging mechanisms, designing for long-term reliability, and managing thermal and variability challenges. 10. Emerging Technologies Error management strategies for quantum computing, memristive devices, spintronics, microfluidics, and approximate computing. 11. RISC-V Use of open ISAs in dependable and security applications. 12. Design for Security Protecting ICs against fault attacks, hardware trojans, and other security threats, the interplay between security, reliability, and trust. 13. Dependable Applications and Case Studies Real world applications of dependability techniques in 2.5D/3D ICs, IoT, automotive, aerospace, autonomous systems, and AI systems. 14. Sustainability and Green EEE Highlight the need for energy-efficient and environmentally friendly EEE designs, including low-power design techniques and green manufacturing processes.
Última actualización por Dou Sun el

Conferencias Relacionadas

CCFICORECP-IAbreviaciónNombre CompletoEntregaFecha de conferencia
54,0VLSIInternational Conference on VLSI2026-08-162026-11-27
C53,5FDTCFault Diagnosis and Tolerance in Cryptography2026-07-102026-10-11
AA*92,4SIGIRInternational Conference on Research and Development in Information Retrieval2026-01-152026-07-20
AA*97,7AAAIAAAI Conference on Artificial Intelligence2026-07-212027-02-16
AA*90,7CVPRIEEE Conference on Computer Vision and Pattern Recognition2025-11-062026-06-03
BA*89,6ICRAInternational Conference on Robotics and Automation2026-09-152027-05-24
BA*94,0IJCAIInternational Joint Conference on Artificial Intelligence2026-01-312026-08-15
AA*89,2STOCACM Symposium on Theory of Computing2025-11-042026-06-22
C87,1ICCInternational Conference on Communications2026-10-022027-05-30
CB62,5IJCNNInternational Joint Conference on Neural Networks2027-01-312027-06-14

Revistas Relacionadas

CCFNombre CompletoFactor de ImpactoEditorISSN
VLSI DesignHindawi1065-514X
IEEE Transactions on Nanotechnology2.5IEEE1536-125X
AIEEE Transactions on Multimedia9.7IEEE1520-9210
CKnowledge-Based Systems7.2Elsevier0950-7051
BSoftware & Systems Modeling3.2Springer1619-1366
AIEEE Transactions on Computers3.8IEEE0018-9340
CFuture Generation Computer Systems5.9Elsevier0167-739X
CNeurocomputing6.5Elsevier0925-2312
CPattern Recognition Letters3.9Elsevier0167-8655
BPattern Recognition7.6Elsevier0031-3203

Comentarios 0

Aún no hay comentarios.

Por favor Iniciar sesión para publicar un comentario