Información de la conferencia

Tau 2025: ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems

Por favor Iniciar sesión para ver el sitio web de la conferencia
Cuenta gratuita: consulta los sitios oficiales, sigue las fechas límite y recibe recordatorios por correo.
Insertar insignia de cuenta atrás
Tau
Obtener estos datos por API
Las búsquedas y las listas de rankings no necesitan credenciales; el detalle completo de esta página requiere una clave de API gratuita. Consulta la guía para desarrolladores.
Día de Entrega:
2025-01-13
Fecha de Notificación:
2025-02-24
Fecha de conferencia:
2025-05-01
Ubicación:
Monterey, California, USA
Vistas: 11149   Seguidores: 0   Asistentes: 0

Índice Conference Partner (CP-I)

43,6 / 100
Puesto n.º 3.466 de 5.693 congresos · 61% superior
Evidencia limitada: este congreso no figura en CCF / ICORE / QUALIS y no consta su tasa de aceptación, así que la mayor parte de la puntuación recae en la línea base neutra.
Reconocimiento académico (35%) Sin datos: se puntúa con la línea base neutra de 50 —
Selectividad en la revisión (20%) Sin datos: se puntúa con la línea base neutra de 50 —
Ediciones celebradas (20%) Sin datos: se puntúa con la línea base neutra de 50 —
Atención de la comunidad (10%)
8
Integridad del registro público (15%)
35

Datos utilizados: Investigadores que abrieron esta página en los últimos 24 meses: 2

Falta en el registro público: Tasas de aceptación históricas (+4,5) · Ediciones anteriores (+3,0) · Premios al mejor artículo (+2,3)
Los organizadores pueden añadirlo desde esta página tras reclamar el congreso; las puntuaciones se recalculan cada noche. Cómo subir esta puntuación

Confianza 25 %: la parte de la puntuación respaldada por datos observados y no por la línea base neutra. Cómo se calcula esta puntuación · Ver la clasificación · Versión del algoritmo 1.1 · Calculado el 2026-10-02

Solicitud de Artículos

Tau 2025 (ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems) is an academic conference held in Monterey, California, USA on 2025-05-01. The paper submission deadline is 2025-01-13. Acceptance notifications are sent on 2025-02-24.

It has become clear that timing analysis is NO longer a solved problem. So, what are new challenges as the industry embraces 5/3/2nm and below, rides the wave of ultra-low-power mobile, wearable devices and jumps on the IoT bandwagon? Are there new issues with older nodes, 14/28nm and up, in new design use cases? How do we model timing/power interactions? How do reliability requirements coming from ADAS/IoT and related impact timing? How to we apply AI/ML/Data Science techniques to the timing domain? How do we meet the insatiable demands for accuracy, performance and functionality? What new fundamental challenges are coming from process physics, 3D, variability, voltage sensitivity, analog effects, Quantum circuit modeling, Ising Models, Mixed signal modeling and validation? The TAU series of workshops provide an informal forum for practitioners and researchers working on these and other temporal aspects of analog and digital systems to disseminate early work and engage in a free discussion of ideas. On the thirty-first anniversary of the Tau series, the Tau 2025 workshop invites submissions and proposals from the traditional as well as emerging areas related to the timing properties of digital electronic systems, including but not limited to the topics listed below. Timing (including incremental timing) System-level timing Circuit/gate-level timing Transistor-level timing Timing of mixed signal circuits New types of latches, dual-edge devices, etc. Variability Timing analysis under variation and uncertainty Ultra-low voltage induced variation effects Statistical timing analysis and optimization Sensitivity/criticality analysis Yield analysis and optimization Characterization Efficient cell (library) characterization Variation effects and corner reductions Latch characterization Simulation and characterization of SRAM circuits Emerging technologies Full custom design analysis Special circuit families Timing issues for 3D ICs and TSVs New modeling techniques and machine learning Timing implications of emerging technologies Modeling and simulation Transistor level modeling Analog circuit modeling Circuit level simulation Qubit logic modeling Delay models and metrics Reliability modeling and simulation Power, trade-offs and optimization Timing issues in low-power design Power-delay tradeoffs Identifying timing criticality in presence of voltage drop/supply noise/variability Optimizing design in presence of non-constant supply (drop/noise/variability) Clocking Complex clock trees and networks Clocking, synchronization, and skew Clock domains, static/dynamic logic Novel clocking schemes Others Integrated functional-temporal analysis Formal theories and methods Asynchronous systems Smart sensor placement FPGA Design and Analysis
Última actualización por Dou Sun el

Conferencias Relacionadas

CCFICORECP-IAbreviaciónNombre CompletoEntregaFecha de conferencia
AA*92,5SIGIRInternational Conference on Research and Development in Information Retrieval2026-01-152026-07-20
AA*97,7AAAIAAAI Conference on Artificial Intelligence2026-07-212027-02-16
AA*94,4CVPRIEEE Conference on Computer Vision and Pattern Recognition2026-11-102027-06-20
BA*89,7ICRAInternational Conference on Robotics and Automation2026-09-152027-05-24
BA*94,1IJCAIInternational Joint Conference on Artificial Intelligence2026-01-312026-08-15
AA*92,5STOCACM Symposium on Theory of Computing2026-11-022027-06-06
C87,5ICCInternational Conference on Communications2026-10-022027-05-30
CB62,7IJCNNInternational Joint Conference on Neural Networks2027-01-312027-06-14
B91,2ICASSPInternational Conference on Acoustics, Speech and Signal Processing2026-09-162027-05-16
BA*79,6PODSACM SIGMOD Conference on Principles of DB Systems2026-12-032027-06-13

Revistas Relacionadas

CCFNombre CompletoFactor de ImpactoEditorISSN
AIEEE Transactions on Multimedia9.7IEEE1520-9210
CKnowledge-Based Systems7.2Elsevier0950-7051
BSoftware & Systems Modeling3.2Springer1619-1366
AIEEE Transactions on Computers3.8IEEE0018-9340
CFuture Generation Computer Systems5.9Elsevier0167-739X
CNeurocomputing6.5Elsevier0925-2312
CPattern Recognition Letters3.9Elsevier0167-8655
BPattern Recognition7.6Elsevier0031-3203
IEEE Access3.6IEEE2169-3536
AIEEE Transactions on Dependable and Secure Computing7.5IEEE1545-5971

Comentarios 0

Aún no hay comentarios.

Por favor Iniciar sesión para publicar un comentario